Search Results (2 CVEs found)

CVE Vendors Products Updated CVSS v3.1
CVE-2025-10263 1 Arm 20 C1-premium, C1-ultra, Cortex-a710 and 17 more 2026-06-09 9.1 Critical
Arm C1-Ultra, C1-Premium, Neoverse V3 & V3AE, Neoverse V2, Neoverse V1, Neoverse-N2, Neoverse-N1, Cortex-X925, Cortex-X4, Cortex-X3, Cortex-X2, Cortex-X1 & X1C, Cortex-A710, Cortex-A78, A78AE & A78C, Cortex-A77, Cortex-A76 & A76A may allow writes to resources owned by a higher exception level.
CVE-2025-0647 1 Arm 23 C1-premium, C1-premium Firmware, C1-ultra and 20 more 2026-01-26 7.9 High
In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have been invalidated by the TLBI.